## 1-Mbit ( $64 \mathrm{~K} \times 16$ ) Static RAM

## Features

- Temperature Range
- Automotive: $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
- High speed
$-t_{A A}=15 \mathrm{~ns}$
- Optimized voltage range: $2.5 \mathrm{~V}-2.7 \mathrm{~V}$
- Low active power: 360 mW (max.)
- Automatic power-down when deselected
- Independent control of upper and lower bits
- CMOS for optimum speed/power
- Package offered: 44-pin TSOP II


## Functional Description

The CY7C1021CV26 is a high-performance CMOS static RAM organized as 65,536 words by 16 bits. This device has an automatic power-down feature that significantly reduces power consumption when deselected.

Writing to the device is accomplished by taking Chip Enable ( $\overline{\mathrm{CE}}$ ) and Write Enable (WE) inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins ( $1 / \mathrm{O}_{1}$ through $\mathrm{I} / \mathrm{O}_{8}$ ), is written into the location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{15}$ ). If Byte High Enable ( $\overline{\mathrm{BHE})}$ is LOW, then data from I/O pins ( $1 / \mathrm{O}_{9}$ through $\mathrm{I} / \mathrm{O}_{16}$ ) is written into the location specified on the address pins ( $A_{0}$ through $A_{15}$ ).
Reading from the device is accomplished by taking Chip Enable ( $\overline{\mathrm{CE}}$ ) and Output Enable ( $\overline{\mathrm{OE} \text { ) LOW while forcing the }}$ Write Enable ( $\overline{\mathrm{WE}}$ ) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins will appear on $\mathrm{I} / \mathrm{O}_{1}$ to $\mathrm{I} / \mathrm{O}_{8}$. If Byte High Enable ( $\overline{\mathrm{BHE}}$ ) is LOW, then data from memory will appear on $\mathrm{I} / \mathrm{O}_{9}$ to $\mathrm{I} / \mathrm{O}_{16}$. See the truth table at the end of this data sheet for a complete description of Read and Write modes.
The input/output pins $\left(1 / O_{1}\right.$ through $\left.I / O_{16}\right)$ are placed in a high-impedance state when the device is deselected (CE HIGH), the outputs are disabled ( $\overline{\mathrm{OE}}$ HIGH), the BHE and BLE are disabled (BHE, $\overline{\mathrm{BLE}}$ HIGH), or during a Write operation ( $\overline{C E}$ LOW, and $\overline{W E}$ LOW).

## Logic Block Diagram



## Selection Guide

|  | CY7C1021CV26-15 |
| :--- | :---: |
| Maximum Access Time (ns) | 15 |
| Maximum Operating Current (mA) | 80 |
| Maximum CMOS Standby Current (mA) | 10 |

## Note:

1. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CC}}$ (typ.), $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

## Pin Configuration

## TSOP II -Top View

| $\mathrm{A}_{4} 1$ | 44 | A |
| :---: | :---: | :---: |
| $\mathrm{A}_{3} \mathrm{C}_{2}$ | 43 | $A_{6}$ |
| $\mathrm{A}_{2}{ }^{3}$ | 42 | $\square_{7}$ |
| $\mathrm{A}_{1} \square^{4}$ | 41 | OE |
| $\mathrm{A}_{0} 5$ | 40 | BHE |
| CE-6 | 39 | BLE |
| $1 / \mathrm{O}_{1} \mathrm{Cl}_{7}$ | 38 | $\mathrm{I} / \mathrm{O}_{16}$ |
| $1 / \mathrm{O}_{2} \mathrm{C}_{8}$ | 37 | $\mathrm{I} / \mathrm{O}_{15}$ |
| $1 / \mathrm{O}_{3}-9$ | 36 | $\mathrm{I} / \mathrm{O}_{14}$ |
| $\mathrm{l}^{1} \mathrm{O} 4-10$ | 35 | $\mathrm{l} / \mathrm{O}_{13}$ |
| $V_{\text {cc }}$ S $^{11}$ | 34 | $\mathrm{V}_{\text {SS }}$ |
| VSS $\mathrm{C}_{12}$ | 33 | $\mathrm{V}_{\mathrm{Cc}}$ |
| $\mathrm{l} / \mathrm{O}_{5}$-13 | 32 | $\mathrm{I}^{\prime} \mathrm{O}_{12}$ |
| $\mathrm{l} / \mathrm{O}_{6} \mathrm{C}_{14}$ | 31 | $\mathrm{l} / \mathrm{O}_{11}$ |
| $1 / \mathrm{O}_{7} \mathrm{C}_{15}$ | 30 | $\underline{I / O}$ |
| $\underline{1 / \mathrm{O}_{8}} \mathrm{C}_{16}$ | 29 | $\mathrm{I} / \mathrm{O}_{9}$ |
| WE 17 | 28 | NC |
| $\mathrm{A}_{15} \mathrm{Cl}^{18}$ | 27 | $\mathrm{A}_{8}$ |
| $\mathrm{A}_{14} \mathrm{C}_{19}$ | 26 | $\square \mathrm{A}_{9}$ |
| $\mathrm{A}_{13} \square^{20}$ | 25 | $\mathrm{A}_{10}$ |
| $\mathrm{A}_{12} 21$ | 24 | $\mathrm{A}_{11}$ |
| NC [22 | 23 | NC |

## Pin Definitions

| Pin Name | Pin Number | I/O Type | Description |
| :---: | :---: | :---: | :---: |
| $\mathrm{A}_{0}-\mathrm{A}_{15}$ | $\begin{aligned} & 1-5,18-21, \\ & 24-27, \\ & 42-44 \end{aligned}$ | Input | Address Inputs used to select one of the address locations. |
| $\mathrm{I} / \mathrm{O}_{1}-\mathrm{I} / \mathrm{O}_{16}$ | $\left\lvert\, \begin{aligned} & 7-10, \\ & 13-16, \\ & 29-32, \\ & 35-38 \end{aligned}\right.$ | Input/Output | Bidirectional Data I/O lines. Used as input or output lines depending on operation. |
| NC | 22, 23, 28 | No Connect | No Connects. This pin is not connected to the die. |
| WE | 17 | Input/Control | Write Enable Input, active LOW. When selected LOW, a Write is conducted. When selected HIGH, a Read is conducted. |
| CE | 6 | Input/Control | Chip Enable Input, active LOW. When LOW, selects the chip. When HIGH, deselects the chip. |
| $\overline{\text { BHE, }}$ BLE | 39, 40 | Input/Control | Byte Write Select Inputs, active LOW. $\overline{\mathrm{BLE}}$ controls $\mathrm{I} / \mathrm{O}_{8}-\mathrm{l} / \mathrm{O}_{1}, \overline{\mathrm{BHE}}$ controls $\mathrm{I} / \mathrm{O}_{16}-\mathrm{I} / \mathrm{O}_{9}$. |
| OE | 41 | Input/Control | Output Enable, active LOW. Controls the direction of the I/O pins. When LOW, the I/O pins are allowed to behave as outputs. When deasserted HIGH, I/O pins are three-stated, and act as input data pins. |
| $\mathrm{V}_{\text {SS }}$ | 12, 34 | Ground | Ground for the device. Should be connected to ground of the system. |
| $\mathrm{V}_{\mathrm{CC}}$ | 11, 33 | Power Supply | Power Supply inputs to the device. |

Note:
2. NC pins are not connected on the die.

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature $\qquad$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

Ambient Temperature with
Power Applied. $\qquad$ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage on $\mathrm{V}_{\mathrm{CC}}$ to Relative $\mathrm{GND}^{[3]} \ldots-0.5 \mathrm{~V}$ to +4.6 V
DC Voltage Applied to Outputs
in High-Z State ${ }^{[3]}$
-0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$

| DC Input Voltage ${ }^{[3]}$ | -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ |
| :---: | :---: |
| Current into Outputs (LOW) | ................ 20 mA |
| Static Discharge Voltage. (per MIL-STD-883, Method 3015) | $\ldots . .>2001 \mathrm{~V}$ |
| Latch-up Current.. | ..... >200 mA |

Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\text {CC }}$ |
| :--- | :---: | :---: |
| Automotive | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $2.5 \mathrm{~V}-2.7 \mathrm{~V}$ |

Electrical Characteristics Over the Operating Range

| Parameter | Description | Test Conditions | CY7C1021CV26-15 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-1.0 \mathrm{~mA}$ | 2.3 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OL}}=1.0 \mathrm{~mA}$ |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.0 | $\mathrm{V}_{C C}+0.3$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage ${ }^{[3]}$ |  | -0.3 | 0.8 | V |
| IIX | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{1} \leq \mathrm{V}_{\mathrm{CC}}$ | -3 | +3 | $\mu \mathrm{A}$ |
| loz | Output Leakage Current | GND $\leq \mathrm{V}_{1} \leq \mathrm{V}_{\mathrm{CC}}$, Output Disabled | -3 | +3 | $\mu \mathrm{A}$ |
| Ios | Output Short Circuit Current ${ }^{[4]}$ | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {OUT }}=\mathrm{GND}$ |  | -300 | mA |
| ${ }^{\text {ICC }}$ | $\mathrm{V}_{\text {CC }}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Max.., }_{\text {I OUT }}=0 \mathrm{~mA}, \\ & \mathrm{f}=\mathrm{f}_{\text {MAX }}=1 / \mathrm{t}_{\text {RC }} \end{aligned}$ |  | 80 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Automatic CE Power-Down Current - TTL Inputs | $\begin{aligned} & \text { Max. } V_{\text {CC }}, \overline{C E} \geq V_{\text {IH }} \\ & V_{I N} \geq V_{I H} \text { or } V_{I N} \leq V_{I L}, f=f_{M A X} \end{aligned}$ |  | 15 | mA |
| $\mathrm{I}_{\text {SB2 }}$ | Automatic CE Power-Down Current - CMOS Inputs | $\begin{aligned} & \text { Max. } \mathrm{V}_{\mathrm{CC}}, \\ & \mathrm{CE} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}, \\ & \text { or } \mathrm{V}_{\mathrm{IN}} \leq 0.3 \mathrm{~V}, \mathrm{f}=0 \end{aligned}$ |  | 10 | mA |

Capacitance ${ }^{[5]}$

| Parameter | Description | Test Conditions | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathbb{I N}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 8 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=2.6 \mathrm{~V}$ | 8 | pF |
|  |  |  |  |  |

Thermal Resistance ${ }^{[5]}$

| Parameter | Description | Test Conditions | 44-lead <br> TSOP-II | Unit |
| :---: | :--- | :--- | :---: | :---: |
| $\Theta_{\mathrm{JA}}$ | Thermal Resistance <br> $\left(\right.$ Junction to Ambient ${ }^{[5]}$ | Still Air, soldered on a 3 $\times 4.5$ inch, two-layer <br> printed circuit board | 76.92 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  |  | 15.86 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |  |

## Notes:

3. $\mathrm{V}_{\mathrm{IL}}$ (min.) $=-2.0 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{IH}}(\max )=\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ for pulse durations of less than 20 ns .
4. Not more than one output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
5. Tested initially and after any design or process changes that may affect these parameters.

## AC Test Loads and Waveforms ${ }^{[6]}$


(a)


Rise Time: $1 \mathrm{~V} / \mathrm{n}$

(b)

Switching Characteristics Over the Operating Range ${ }^{[7]}$

| Parameter | Description | CY7C1021CV26-15 |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| Read Cycle |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 15 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 15 | ns |
| $\mathrm{t}_{\mathrm{OHA}}$ | Data Hold from Address Change | 3 |  | ns |
| $\mathrm{t}_{\text {ACE }}$ | $\overline{\text { CE }}$ LOW to Data Valid |  | 15 | ns |
| $\mathrm{t}_{\text {doe }}$ | $\overline{\mathrm{OE}}$ LOW to Data Valid |  | 7 | ns |
| t LZoE | $\overline{\mathrm{OE}}$ LOW to Low-Z ${ }^{[8]}$ | 0 |  | ns |
| $\mathrm{t}_{\text {HZOE }}$ | $\overline{\text { OE }}$ HIGH to High-Z ${ }^{[8,9]}$ |  | 7 | ns |
| $\mathrm{t}_{\text {LZCE }}$ | $\overline{\mathrm{CE}}$ LOW to Low-Z ${ }^{[8]}$ | 3 |  | ns |
| $t_{\text {HZCE }}$ | $\overline{\mathrm{CE}}$ HIGH to High-Z ${ }^{[8,9]}$ |  | 7 | ns |
| $\mathrm{t}_{\mathrm{Pu}}{ }^{[10]}$ | $\overline{\text { CE }}$ LOW to Power-Up | 0 |  | ns |
| $\mathrm{t}_{P D}{ }^{[10]}$ | $\overline{\text { CE HIGH to Power-Down }}$ |  | 15 | ns |
| $\mathrm{t}_{\text {DBE }}$ | Byte Enable to Data Valid |  | 7 | ns |
| $\mathrm{t}_{\text {LZBE }}$ | Byte Enable to Low-Z | 0 |  | ns |
| $t_{\text {HZBE }}$ | Byte Disable to High-Z |  | 7 | ns |
| Write Cycle ${ }^{[11]}$ |  |  |  |  |
| $\mathrm{t}_{\text {wc }}$ | Write Cycle Time | 15 |  | ns |
| $\mathrm{t}_{\text {SCE }}$ | $\overline{\text { CE LOW to Write End }}$ | 10 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 10 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 0 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | $\overline{\text { WE Pulse Width }}$ | 10 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 8 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | ns |

## Notes:

6. AC characteristics (except High-Z) are tested using the Thevenin load shown in Figure (a). High-Z characteristics are tested for all speeds using the test load shown in Figure (c).
7. Test conditions assume signal transition time of 2.6 ns or less, timing reference levels of 1.3 V , input pulse levels of 0 to 2.6 V .
8. At any given temperature and voltage condition, $t_{\text {HZCE }}$ is less than $t_{\text {LZCE }}$, $t_{H Z O E}$ is less than $t_{\text {IZOE }}$, and $t_{H Z W E}$ is less than $t_{\text {LZWE }}$ for any given device.
9. $\mathrm{t}_{\text {HZOE }}, \mathrm{t}_{\text {HZBE }}, \mathrm{t}_{\text {HZCE }}$, and $\mathrm{t}_{\text {HZWE }}$ are specified with a load capacitance of 5 pF as in part (d) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady-state voltage.
10. This parameter is guaranteed by design and is not tested.
11. The internal Write time of the memory is defined by the overlap of $\overline{C E} L O W, \overline{W E} L O W$ and $\overline{B H E} / \overline{B L E} L O W$. $\overline{C E}, \overline{W E}$ and $\overline{B H E} / \overline{B L E}$ must be LOW to initiate a Write, and the transition of these signals can terminate the Write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the Write.

Switching Characteristics Over the Operating Range ${ }^{[7]}$ (continued)

| Parameter | Description | CY7C1021CV26-15 |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| $\mathrm{t}_{\text {LZWE }}$ | $\overline{\text { WE }}$ HIGH to Low-Z ${ }^{[8]}$ | 3 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | $\overline{\text { WE }}$ LOW to High-Z ${ }^{[8,9]}$ |  | 7 | ns |
| $\mathrm{t}_{\mathrm{BW}}$ | Byte Enable to End of Write | 9 |  | ns |

## Switching Waveforms

Read Cycle No. ${ }^{[12,13]}$


Read Cycle No. 2 ( $\overline{\mathrm{OE}}$ Controlled) ${ }^{[13,14]}$


## Notes:

12. Device is continuously selected. $\overline{\mathrm{OE}}, \overline{\mathrm{CE}}, \overline{\mathrm{BHE}}$ and/or $\overline{\mathrm{BLE}}=\mathrm{V}_{\mathrm{IL}}$.
13. WE is HIGH for Read cycle.
14. Address valid prior to or coincident with $\overline{\mathrm{CE}}$ transition LOW.

## Switching Waveforms (continued)

Write Cycle No. 1 ( $\overline{\mathrm{CE}}$ Controlled) ${ }^{[15,16]}$


Write Cycle No. 2 (BLE or BHE Controlled)


## Notes:

15. Data $\mathrm{I} / \mathrm{O}$ is high-impedance if $\overline{\mathrm{OE}}$ or $\overline{\mathrm{BHE}}$ and/or $\overline{\mathrm{BLE}}=\mathrm{V}_{\mathrm{IH}}$
16. If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.

CYPRESS

## Switching Waveforms (continued)

Write Cycle No. 3 ( $\overline{\mathrm{WE}}$ Controlled, LOW)


Truth Table

| $\overline{C E}$ | $\overline{\mathrm{OE}}$ | WE | $\overline{\text { BLE }}$ | $\overline{B H E}$ | $\mathrm{I} / \mathrm{O}_{1}-1 / \mathrm{O}_{8}$ | $\mathrm{l} / \mathrm{O}_{9}-1 / \mathrm{O}_{16}$ | Mode | Power |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | X | X | High-Z | High-Z | Power-down | Standby ( $\mathrm{I}_{\text {SB }}$ ) |
| L | L | H | L | L | Data Out | Data Out | Read - All bits | Active ( $\mathrm{I}_{\text {CC }}$ ) |
|  |  |  | L | H | Data Out | High-Z | Read - Lower bits only | Active ( $\mathrm{I}_{\mathrm{CC}}$ ) |
|  |  |  | H | L | High-Z | Data Out | Read - Upper bits only | Active ( ICC ) |
| L | X | L | L | L | Data In | Data In | Write - All bits | Active ( $\mathrm{I}_{\mathrm{CC}}$ ) |
|  |  |  | L | H | Data In | High-Z | Write - Lower bits only | Active ( $\mathrm{I}_{\mathrm{CC}}$ ) |
|  |  |  | H | L | High-Z | Data In | Write - Upper bits only | Active ( ICC ) |
| L | H | H | X | X | High-Z | High-Z | Selected, Outputs Disabled | Active ( $\mathrm{I}_{\mathrm{CC}}$ ) |
| L | X | X | H | H | High-Z | High-Z | Selected, Outputs Disabled | Active ( ICC ) |

Ordering Information

| Speed <br> (ns) | Ordering Code | Package <br> Name | Package Type | Operating <br> Range |
| :---: | :---: | :---: | :---: | :---: |
| 15 | CY7C1021CV26-15ZE | Z44 | 44-lead TSOP Type II | Automotive |

## Package Diagrams

## 44-pin TSOP II Z44




BUTTIM VIEW


51-85087-*A

All products and company names mentioned in this document are the trademarks of their respective holders.

Document History Page

| Document Title: CY7C1021CV26 1-Mbit (64K x 16) Static RAM <br> Document Number: 38-05589 |  |  |  |  |
| :---: | :---: | :---: | :---: | :--- |
| REV. | ECN NO. | Issue <br> Date | Orig. of <br> Change | Description of Change |
| $* *$ | 238454 | See ECN | RKF | New datasheet for Automotive |

